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ABSTRACT 
A detailed computer model of a three-phase power network which includes induc- 
tive loads, resistance welders and an Adaptive Var Compensator (AVC) has been devel- 
oped. The system configuration and parameters correspond to an irrdustrial customer 
served by a large electric utility. Welder operation produces severe cyclic flicker which 
leads to customer complaints. Computer studies have been conducted to determine the 
effectiveness of the AVC on the reduction of observable flicker at neighboring loads. 
Flicker severity was determined using the U E  1 E C  flickermeter technique adopted for 
120-V incandescent lamps. Different control strategies involving the AVC have been con- 
sidered and compared with respect to flicker reduction. An innovative: Flicker Adaptive 
Control (FAC) strategy is proposed for the AVC. The control algorithm requires knowl- 
edge of the system line impedance; however, it can be used for both power factor correc- 
tion and flicker reduction, which is an advantage over previous control methods. The 




1.1 Power System Description and Statement of the Problem 
Welders, used in a variety of industrial applications, are well-known as one of the 
causes of voltage fluctuations in electrical networks. In this thesis, an industrial plant 
which includes large resistance welders is investigated. A simplified one-line diagram of 
the utility network studied, which is typical of many industrial loads, is shown in Figure 
1.1. The welding load includes three welders that are connected line-tlo-line at the 480-V 
utility bus forming a A - configuration. In the given plant, all three welders are fired con- 
currently for several electrical cycles with a repetition or duty interval1 of approximately 
one second between welds. Since the power rating of the welders reprlesents a major por- 
tion of the total power demand, the bus voltage experiences substant~~al distortion in the 
form of RMS dips. At the high-voltage bus, or Point of Common Coupling (PCC), the 
utility serves other commercial customers who complain about light fluctuation and visu- 
ally noticeable changes in lamp brightness. 
The solution to this type of power quality problem, in general, car1 be very costly and 
may even require installation of a substation closer to the load. Alternative solutions may 
be achieved by considering devices such as Static Var Compensators (SVC's), converter- 
based devices such as the Static Condenser (STATCON) or Static Compensator (STAT- 
COM), or hybrid devices such as the Power Quality Manager (PQM) [ l  - 21. These 
devices involve high-frequency semiconductor switching devices such as GTOs or IGBTs 
and, therefore, may be very expensive. Even though a device such as the PQM may solve 
the power quality problem, its installation may not be justified financially for the utility. 
A more affordable solution, however, may be achieved by reducing rather than com- 
pletely eliminating the flicker in order to reduce the hardware costs. In this thesis, an 
Adaptive Var Compensator (AVC), which is a bank of thyristor-switched shunt-connected 
capacitors operating on a cycle-by-cycle basis [3 - 81 was investigated. 
Plant Load Side 
Utilitv 
Source PCC 480V Bus Other Inductive 
Commercial Customer 
R jx Plant Loads 
Figure 1.1 : Simplified one-line diagram of the utility power s'ystem. 
To determine the overall effectiveness of the AVC and its control strategy on the reduc- 
tion of the level and severity of the flicker, a detailed computer modell of the system was 
developed. Moreover, a method of quantifying the observable flicker was implemented so 






1.2 Application of the AVC for Flicker Reduction 
Sudden changes in load will cause a corresponding deviation in voltage at the 
load bus and the PCC which is a function of system impedance. In this regard, the weld- 
ers, whose KVA requirements are significant when compared to the system capacity, have 
been recognized as a major cause of flicker. The repetitious welding operations will result 
in RMS voltage dips and, in turn, in cyclic flicker. The other significant characteristic of 
arcing loads, such as welders and furnaces, is that the major portion of the power drawn 
during operation is reactive. The dominant reactive current needed for the electric arc sta- 
bilization results in a corresponding voltage drop in the line impedance. Thus, the RMS 
voltage dip can be reduced by compensating the reactive demand during welding. Over- 
compensation can even boost the system voltage, and may, therefore. be used as a mea- 
With Three-phase 
7 1 Welders 
- MV I LV 
sure of compensation for the part of voltage drop due to the active current. This reasoning 
makes an AVC appropriate not only for power factor correction but also for voltage regu- 
lation and flicker reduction. In particular, [8] provides an algorithm for flicker reduction 
so that AVC operates in mode of a flicker controller. 
1.3 Flicker Phenomena and Terminology 
The use of rapidly varying loads such as electric furnaces, arc welders, large 
motors, etc. have generated the need for the evaluation of their effect on the power system, 
especially in the present-day marketplace, wherein electric utilities are faced with the 
competitive challenge to provide high-quality power to all customers. The term "flicker" 
is strongly associated with the operation of varying loads. Flicker involves voltage fluctu- 
ation and its effect on the lighting system resulting in changes in luminance and conse- 
quent irritation of human vision. The flicker problem is common to many utilities and, 
therefore, it is indeed an important issue in today's competitive environment. 
The type of voltage fluctuation associated with lighting is commonly termed 
"voltage flicker", which can be divided into two general categories, namely, cyclic and 
non-cyclic. The cyclic voltage flicker results from periodic loads such as welders as in the 
given system. Non-cyclic voltage flicker, on the other hand, may be caused by a motor 
starting or breaking on a random schedule. The operation of an arc furnace is commonly 
followed by a mixture of both cyclic and non-cyclic voltage flicker. 
Considering the filament lamps in the lighting system, cyclic voltage flicker can 
be conveniently expressed as the RMS value of the modulating waveform divided by the 
RMS value of the fundamental voltage. For a non-cyclic case, it also can be expressed as 
the change in voltage divided by the average voltage. This ratio can thlen be multiplied by 
100, so that the result would represent a percent of change. The measurement of the volt- 
age flicker involves the determination of the system RMS voltage variation and the fre- 
quency, or even a band of frequencies, at which it occurs. The maximum permissible 
voltage disturbances that the system can tolerate without complaints about light flicker 
and annoyance is termed "Light Flicker Voltage Requirements". Unfortunately, as yet 
there are no established standards defining acceptable voltage flicker levels that are used 
consistently and uniformly in the power industry today in North America. Each utility 
uses its own recommendations based on their individual experience in flicker or chooses 
from the variety of perceptible limit curves that are published. These culrves can be used as 
general guidances in determining whether flicker is a problem. Among them, the IEEE 
Standard 14 1 - 1986, Recommended Practices for Electric Power Distribution for Indus- 
trial Plants, IEEE Standard 519-1992, Recommended Practices and Requirements for 
Harmonics Control in Electric Power Systems, Section 10.5, "Flick:ern, and the well- 
known General Electric Flicker Curve are notable. 
It is important to distinguish "Light Flicker" as a subjective impression of lumi- 
nance fluctuation of light emanation or gleams from a lamp. The fluctuation qualities 
resulting from changes in brightness, modulation of intensity, or variation in color may be 
sufficient to be perceptible to the human eye. The human vision, in turn, is a very complex 
system consisting of optical, neurological and cognitive elements, which provide the eye 
with the ability to adapt to illumination over a wide range of intensities.. The smallest stim- 
ulus capable of producing a recognizable sensation with 50% probability of detecting the 
presence of this stimulus is called the Visual Threshold. Tests have shown that the human 
eye is most sensitive to light modulating frequencies in range the of 8- 10 Hz. In this band, 
even a very slight voltage flicker of about 0.3-0.4% in a system with incandescent lamps 
is noticeable and can be even annoying to certain individuals. The permissible amount of 
voltage fluctuation to avoid complaints about the light flicker is very difficult to determine 
succinctly or precisely for many reasons. The light fluctuation depends to a great extent on 
the type of lamps used, their wattage, design, etc. The method used to predict light flicker 
from an incandescent lamp may not be the same as it would be for ;a fluorescent lamp, 
which, in turn, depends on the type of ballast circuit. Finally, the reaction of human 
observers is a subjective matter, and varies quite widely from person to person. 
1.4 Objective Method of Determining Flicker Sensation and Severi.ty 
The International Electrotechnical Commission (IEC) and the 'Union International 
for Electroheat (UIE) have developed both a flicker standard and a precise technique for 
flicker evaluation presented in IEC Publication 868 and its amendment [12 - 151. Origi- 
nally designed for application in European countries or other countriles with 230-V ser- 
vice, the UIE I IEC flickermeter incorporates incandescent lamp characteristics (60-W 
230-V standardized filament gas-filled lamp) through a weighting filter curve, and evalu- 
ates short- and long-term flicker severity by well-defined models and :statistical methods. 
This method provides more consistency in meanings and results of its application than 
other published curves. That explains why, recently, a substantial research effort has been 
devoted to worldwide application of the UIE 1 IEC Flickermeter and in particular for 120- 
V lamps used in North America. 
Further adoption of the device for use in North America and worldwide [18 - 201, 
along with its modification for discharge fluorescent-type lamps with magnetic or electric 
ballasts, and establishing better flicker standards represent joint research efforts on the 
part of the IEEE PES task force on light flicker [lo], (Working Group on Voltage Qual- 
ity), the Electric Power Research Institute (EPRI), the Power Electronics Application 
Center (PEAC), the Hydro-Quebec, Canada, the Canadian Electrical Pissociation (CRA), 
the University of Technology, Graz, Austria, the University of Pennsylvania, and Purdue 
University among others. The number of utilities involved in the development of such 
standards is also growing with today's ever increasing requirements for power quality. 

2. ADAPTIVE VAR COMPENSATOR (AVC) 
2.1 AVC General Description 
The AVC was initially developed by researchers at the University of Washington 
as an Adaptive Power Factor Controller (APFC) to provide of a device which would auto- 
matically compensate for rapidly varying reactive power demands frorn low power factor 
equipment in electrical systems. Later, the APFC evolved into a device having much 
wider application in the power quality area by introducing new mode:s of operation and 
control strategies. The voltage class of AVCs lies in the range of 480 V to 15 KV, and the 
capacitor size ranges from 50 Kvar to several Mvar to serve the needs of various utilities 
on different levels of electrical networks. Subsequently, many modifications have been 
developed to enhance the AVC's functionality and to address some specific on-site 
requirements. 
The main features of AVC are as follows. It is an electronically switched shunt 
capacitor bank. The AVC compensates each phase locally and independently, which 
makes it applicable to unbalanced systems. The three phases of the AVC can be Y - con- 
nected with or without grounded neutral. Alternatively, the phases can be A - connected. 
The amount of reactive power provided to the system is determined on a cycle-by-cycle 
basis, so that it can adapt to rapid load variations. Further AVC design modifications 
include possible half-cycle resolution. Parallel capacitors or bits are arranged in a binary 
ratio to minimize quantum effects and provide more-or-less linear resol.ution. Each capac- 
itor bit is pre-charged to the peak value of the phase voltage. In most ca:ses, a negative pre- 
charge is used for all capacitors. The solid-state switches are protected by snubbing cir- 
d v d i 
cuits against high - and - , which also provides damping in case lof false triggering. dt  d t  
Capacitor bits are switched on when the voltage across the thyristor-diode pair is zero, and 
are switched off when the current crosses zero in a negative half-cycle voltage peak. That 
condition minimizes transients and harmonics due to the fast switching. Reactive currents 
are measured directly by sampling the phase currents at the positiv~z-to-negative zero- 
crossing of the phase voltage. 
The AVC can operate in one of the following modes: 
Reactive Power Compensation (RPC) mode: maintaining unity or other desired power 
factor at the point of installation, within accuracy of the smallest capacitor bit and with 
the limitation of total capacitance of the AVC per phase. 
Voltage Support mode (VS) or voltage control: regulating the voltage at the point of 
installation at some pre-specified level using under- and over-compensation. 
Flicker Control (FC) mode: used to reduce the fast voltage fluctuatiion at the place of 
installation. 
The AVC can implement any of the above modes according to a user-specified time-table 
or schedule, remotely or manually. 
The 480-V version of the AVC studied herein has a capacitor bank which consists 
of three switched capacitor bits rated 46.8 Kvar, 93.6 Kvar, and 187.2 Kvar, implying that 
it can deliver 327.6 Kvar independently per phase in 46.8-Kvar steps. A modification 
involves installation of a fourth capacitor bit of the same size as the largest bit, but pre- 
charged to a positive value, which would permit control on a half-cycle basis that may be 
useful in certain conditions. 
2.2 Structural Configuration and Operation 
A somewhat simplified functional diagram of the AVC is shown in Figure 2.1 
which illustrates one phase of the AVC with three capacitor bits. All three phases are iden- 
tical and are Y - connected with the neutral grounded. 
In the given AVC configuration, each solid state switch (thyrisitor-diode pair) may 
represent many such pairs stacked on top of each other in a series string in order to with- 
hold the required maximum voltage. Because the bit capacitors are pre-charged, the volt- 
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Figure 2.1: Basic structure of the AVC (per phase). 
The switch-diode modules, the parameters, and the number used in se:ries depend on the 
size of the capacitor, the class of voltage where the AVC is to be used, the availability of 
such devices and, finally, economic factors. The snubber circuit in each string is needed 
di dv 
for several reasons. The main purpose is to limit the - and - , and, therefore, to protect 
d t dt 
the thyristor against false triggering and breakdown by damping the current. It also pro- 
vides balanced voltage sharing when more than one switching moclule is used in the 
string. An AVC bit is shown in somewhat more detail in the Figure 2.2. Operation under 
normal conditions implies switching "in" and "out" of capacitors only at the instant the 
voltage across the switch and the current are zero. Since the main capacitors are nega- 
tively pre-charged through the diodes, that instant occurs when the corresponding phase 
voltage goes though its negative peak. Therefore, any combination of capacitor bits can be 
activated on a cycle-by-cycle basis at a point which minimizes transients. Switching at 
any other moment causes false triggering, which is followed by curre:nt oscillations. The 
magnitude of this transient oscillation can be quite large depending on system parameters, 
and can overstress the solid-state switching devices to the point of damage. 
AVC Bus 
jl, 
To Other Bits 
Main Bit 1 













- - A  
Figure 2.2: AVC bit diagram showing possible stages and snubber circuits. 
Such false triggering, which may happen in the presence of large disturbances in the sys- 
tem, can make the situation even worse by introducing oscillations of li3rge currents. Such 
events, naturally, are very undesirable. 
The snubber circuit depicted in Figure 2.2 provides high impedance in the reverse 
direction and somewhat lower impedance in the forward direction. Th~e resistor Rsb2 and 
the capacitor Csn provides damping and allow the capacitor to discharge slowly in the for- 
ward direction. The small discharge of the capacitor to a value somewhat smaller then the 
peak voltage is needed for a voltage zero-crossing to occur across the ,thyristor and there- 
fore soft switching. Otherwise, if the capacitor becomes slightly over-charged, for 
instance due to possible voltage disturbances, there will be a transient. In some cases, the 
control logic can skip firing for several cycles, thereby missing the zero-crossing signals. 
In some AVCs, instead of monitoring the voltage across the switch, a ]phase voltage zero- 
crossing with a 90" time-delay filter is used to generate the signals for triggering. The 
di 
inductor L,, limits - , and the resistors Rsn3 distribute the shared voltage when the thyris- 
dt  
tors are off. Thus, the overall strategy is to switch in and out a necessary combination of 
capacitor bits for any number of complete electrical cycles without injecting harmonics 
due to commutating transient. The triggering circuits, as a rule, consist of two sections 
separating the switching circuitry on the high-voltage side from the low-voltage control 
side through either an optical or a magnetic link. 
2.3 Binary and Non-binary Capacitor Sizing 
Each phase of the AVC, in general, may contain several capacitor bits which are 
similar in structure. The capacitor bits, however, differ in size. All possible combinations 
of capacitors provide discrete levels of reactive power that the AVC can deliver. The 
three-bit AVC, with capacitors arranged in a binary manner as shown cln the Figure 2.1, is 
widely used in many applications because of the simplicity of its control implementation. 
The capacitor sizes for bits 1, 2 and 3 are 46.8 Kvar, 93.6 Kvar and 187.2 Kvar, respec- 
tively. The binary sizing allows an evenly-spaced range of capacitance in discrete steps, 
which are quantized within the size of the smallest bit, from zero up to the sum of all 
available capacitors. The number of possible combinations in a binary structure is 2,, 
where n is the number of bits. Thus, the number of active steps, not including the zero 
combination, is 2n - 1. Therefore, the number of capacitance steps NC for the three-bit 
AVC can have any of the values 
The capacitors combination evaluation in this case can be easily implemented by 
a look-up table, which would have as an input the number of capacit.ance steps, N,, and 
three outputs: the control signals for each of the bits. In a symbolic notation, the combina- 
tion evaluation can be expressed 
where, T(N,) is a look-up table function; B, is a vector of bit control signals. 
The control signal N, is received from the control block of the AVC, and the vec- 
tor B, is then passed to the triggering circuits. An example of the table function T(N,) that 
implements the linear relationship between N, and the activated capacitance is illustrated 
in Figure 2.3. 
I I I 
Bit 3 I 
Figure 2.3: Look-up table for three-bit AVC with binary capacitor sizing. 
I I I I 





Bit 1 off 
Similarly, for four binary bits, there will be sixteen total comb.inations and fifteen 
linearly spaced active steps. The table function T(N,) for this case can lbe obtained by cor- 
responding modification of the three-bit table. It is also important to note that the accuracy 
of compensation directly depends on the step size, which is the size of the smallest bit - 
46.8 Kvar. The resolution, which is the average expected error in compensation, is equal 
to a half-step. 
In AVC applications, it is desirable to have the total installed Kvar sufficient for 
compensation for the maximum expected reactive demand, and for sufficient over-com- 
pensation where it is needed for voltage regulation. The best resolution, which is the 
smallest change in effective capacitance per step, is obtained if the total capacitor bank is 
sized in a discrete number of bits, which are, in turn, sized in binary ratio. However, if res- 
olution is not the main issue, and the AVC is used to compensate a larger inductive 
demand, additional bits can be installed without resizing the existing capacitor banks. If 
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the capacitance rating of the expansion does not fit into existing binary structure, but is 
still rated in similar sizes, the bit arrangement can be modified to a non-binary structure 
with the same resolution determined by the smallest bit. An example of' such an expansion 
is the AVC considered in this thesis, wherein the three-bit version has a total installed 
capacitance of 327.6 Kvar, with cyclically changing reactive power de~nand of 500 to 540 
Kvar per phase, respectively. In this situation, it is appears reasonable to expand the sys- 
tem to 514.8 Kvar, by adding one more capacitor bit rated 187.2 Kvar. This would fulfill 
the increased demand within the resolution accuracy. The following talble function can be 
used to implement the proportional relation between Nc and activated capacitance 
Ond I I I I I I I I I 
Bit 4 of 




Bit 2 off 
Figure 2.4: Look-up table for the four-bit AVC with non-binary capalcitor sizing. 
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on 
Bit 1 off 
Evenly-spaced gradually-increasing steps are preserved up to eleventh, after 
which all bits are turned on. The table function (2.2) in this case will h\ave four discrete (0 
- for off, and 1 - for on) output signals B, for each capacitor which are defined for any pos- 
itive value of input Nc. The rounding technique [8] may be implemented as 
B,  = T(N, + 8) (2.3) 
I l l  
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Equation (2.3) can be used to implement both a "traditional" technique if 6 = ? ,  which - 
would provide an average symmetrical compensation, and a "hystere:;is7' technique if 6 
depends on whether Nc is increasing or decreasing. In some applications, such as flicker 
reduction, where it is desirable to have the maximum possible capacitance steps available 
for compensation of expected demands, a "conservative" strategy wiith 6 = 0 may be 
used. In any event, the variable or defined threshold can be adjusted for the desired perfor- 
mance of the AVC with three or four bits. 
2.4 Control Modes 
The control block of the AVC, depending on strategy used, performs the neces- 
sary measurements based upon the current cycle, and produces the num.ber Nc(n+ 1) which 
represents the number of capacitance steps to be activated for the next up-coming cycle. In 
this regard, there exists several control modes. 
2.4.1 Reactive power compensation 
The Reactive Power Compensation (RPC) mode is perhaps .the most simple to 
implement and therefore widely used, primarily for its direct purpose, namely power fac- 
tor correction. The capacitive current that the AVC adds into the systern is proportional to 
the capacitance steps being activated; therefore, it can be expressed in term of Nc as 
where, Q,, is the reactive power in Kvar per step, or the rating of the srr~allest capacitor bit, 
V,,, is the RMS value of the corresponding phase voltage. 
The RPC control provides compensation of the inductive comlponent of the phase 
load current. When the load current and voltage are not distorted and therefore sinusoidal, 
the current at the instant when the voltage goes through zero is purely reactive. This fact is 
used for the measurement of reactive current by simply sampling the phase current at the 
positive-to-negative voltage zero crossing. At this instant, the phase cuirrent is equal to the 
peak value of its reactive component. Thereafter, the number of steps for the compensa- 
tion Nc(n+ 1 )  can be evaluated by the following equation 
where, Iq(n) is the sampled current. 
Even though such measurement may not be accurate in networks with large dis- 
turbances, the fact that it is reasonably fast and easy to implement makles it attractive. The 
information about the reactive demand becomes available at the beginning of each cycle, 
and, since the sampling is performed at the positive-to-negative voltage zero crossing, the 
control system makes its decision and sets the new bit combination thrlough the triggering 
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Figure 2.5: Functional diagram of the reactive power compensation. 
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This type of measurement results in a possible delay, between the instant of time 
the load has changed and the earliest instant that action can be taken, within a range of 90 
to 450 electrical degrees in the best and worst cases, respectively. 
Capacitor Combination Evaluation 
Look-up Table Function T(N) 
2.4.2 Voltage support algorithm 
The goal of the Voltage Support Algorithm (VSA) is to maintain the voltage at 
the point of installation at some pre-specified level known as the reference voltage, and 
allowing under- and over-compensation. This mode makes the AVC applicable for volt- 
age regulation in electrical networks and does not require any knowledge about the system 
parameters. However, it requires measurement of RMS voltages for each cycle. The algo- 
rithm assumes that the amount of capacitance steps needed to be added or subtracted from 
the actual combination for voltage regulation, is proportional to the difkrence between the 
reference voltage and the currently measured RMS voltage. The reference voltage Vref is 
also assumed to be expressed as an RMS value. Therefore, this difference can be divided 
dV 
by the voltage-change per step - , and then added to the number of capacitance steps 
dNc 
previously activated N,(n). The corresponding equation can be written as 
The corresponding diagram representing the VSA according to (2.6) is given in Figure 
2.6. 
From the v r r n & ) Q q  
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Figure 2.6: Functional diagram of the voltage support algorithm. 
dV 
The quantity - 
dNc 
, in general, depends on system parameters and perhaps load, 
and is not easy to establish precisely. Authors of [8] investigating seveiral methods includ- 
ing the neural network, came to the conclusion that simple averaging can be sufficient. 
That is, whenever bits are switched on or off, the resulting RMS voltage change per step is 
dV 
computed taking into account of the average - . However, for c:yclically changing 
dNc 
loads, with good approximation, (2.6) can be rewritten even more explicitly 
where n represents cycles counting, and k stands for each change in voltage that causes the 
dV 
AVC to switch bits. This means that - calculated from the previous change can be 
dNc 
used to determine approximately the capacitance steps to be activated when the next 
change occurs. 
2.4.3 Flicker control algorithm 
The Flicker Control Algorithm (FCA) strategy was set forth in [8] by the original 
developers of the AVC. As in the case of VSA, the FCA does not require information 
about the system parameters such as line impedance, etc. The goal of this control is to 
compensate for fast voltage changes while allowing long-term voltage deviations such as 
steady-state daily variations. This can be achieved by modifying the VSA, as was 
described previously, but making the reference voltage floating and keeping track of the 
long-term voltage variation. Thus, the reference voltage may be expressed as a function of 
the actual system voltage using Laplace notation as 
= G(s)Vrms(s) (2.8) 
In (2.8), the transfer function G(s) represents the first-order low-pass filter 
The time constant 'I: can be selected so that allowable voltage variations will not produce 
an impact on the flicker; therefore, its reasonable value may lie in the range of one to sev- 
eral seconds, and may need to be adjusted on site. Incorporating this modification into 
(2.7) yields expression for the FCA. 
A block diagram illustrating the implementation of (2.10) is shown in Figure 2.7 
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Figure 2.7: Functional diagram of the flicker control algorithm. 
dV 
The quantity - 
dNc 
may be evaluated based upon averaging over many changes, or 
based upon the previous change as in (2.7) and (2.10). Since the FCA. compensates only 
for the voltage fluctuation, (i.e. it evaluates the difference in the capacitance steps N,), the 
AVC may need to have some standby number of steps for compensation of a fixed amount 
of reactive power. However, since the ability of the AVC to compensiate for flicker will 
depend on the available capacitance, activating bits for long-term compensation may 
impact the ability to reduce flicker. Moreover, with this type of control, the AVC does not 
keep track of power factor even in the long term. Manual control of the standby capaci- 
tance is probably not the best way of handling power factor regulation in applications 
where the AVC is installed for flicker reduction. 
2.4.4 Flicker adaptive control strategy 
The Flicker Adaptive Control (FAC) introduced herein bring some innovation 
into the AVC control strategies introduced earlier. The original features of the AVC with a 
variety of control approaches such as RPC, its applicability to flicker reduction with FCA, 
and its relative cost make this device attractive for many utilities with different problems 
in power quality. The accuracy of the RPC may suffer in systems with large rectifier loads 
or any other highly distorting loads due to its measurement technique. Therefore, alterna- 
tives to RPC sampling should be considered such that control is less sensitive to system 
harmonics. On the other hand, utilities may want to install the single unit AVC for flicker 
reduction as well as for power factor control, since the need to deal with both types of 
problems is very likely. 
The idea behind the FAC is as follows. Since the AVC is to b'e used for two pur- 
poses, flicker reduction and power factor regulation, the control should also be split to fol- 
low these two targets, and the number of capacitance steps for each coming cycle, 
therefore, should be evaluated on the basis of both factors - voltage flicker and reactive 
demand. This strategic approach distinguishes the FAC from the others. Symbolically, 
N , ( n + l )  = N n + l  + N  ( n + l )  P 4 (2.11) 
In this regard, FCA can be modified to provide for the power factor correction. A 
block diagram of the proposed modification is shown in Figure 2.8. The branch of the 
control corresponding to flicker reduction is preserved from FCA. Tht: new branch being 
added for power factor control, however, uses reactive power to determine necessary 
compensation rather than sampled current. The measurement of reactive power, shown on 
the diagram as Q-meter, would involve many samples per cycle and then require integra- 
tion, so that a more accurate measure can be achieved even in the prelsence of harmonics 
and distortions. 
The measurement of RMS values on a cycle basis in the VSA. as well as in FCA 
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Figure 2.8: Functional diagram of the modified flicker control algorithm. 
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In particular, the RMS value of the voltage can be evaluated using a mloving average inte- 
grator as follows 
Q - Meter 
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where T is the period of one electrical cycle. 
Equation (2.12) can also be modified for measurement of the RMS voltage on a 
half- and even quarter-cycle basis using the symmetry of the voltage, a:nd resultant predic- 
tion of the RMS value for some time ahead. The technique of moving the "measuring win- 
dow" may, in addition, be used for computing and monitoring the active power on a 
corresponding time basis 
 
Circuits Bit Signals B, 
( t -  T )  
Using the same method as in (2.12) for evaluating the RMS value of current, the 
reactive power needed for the Q-meter can be calculated as 
The approach of FAC introduced in (2.11) can be developed [even further. Since 
the Nq(n+l) is evaluated on a cycle basis, it takes care of the part of th~e voltage drop due 
to the increased reactive component of the current. The drop due to the corresponding 
change in the active component of current represents the potential voltage flicker, and 
therefore should be compensated by Nkn+l). It follows that both components Nq and Nf 
can be evaluated from reactive and active powers Q and P, or from conresponding compo- 
nents of the load current Iq and Ip, respectively. 
As an example, it is instructive to consider a simple case where the line imped- 
ance z = r + jx is loaded with inductive current i = I,, + j l q .  The voltage at the source end 
is Vs, and at the load end is h. The corresponding phasor diagram is shown in Figure 
2.9. In phasor notation, 
& = h + ( r  + jx)? = k + (rip - XI,) + j(xI,, + rG)  (2.15) 
From the phasor diagram, when the angle between voltages a is negligibly small, 
which is normally a good assumption for short lines, the voltage drop .hV is mostly deter- 
mined by the active part of the phasor difference in Vs and h. Thus, AV can be approxi- 
mated 
Figure 2.9: Phasor diagram illustrating voltage dip AV. 
Recalling that the goal of the FAC, in regard to (2.16), is to keep AV constant for short- 
term transients, which would minimize the flicker, it is reasonable to base the control 
strategy on the assumption made in (2.16). 
It is assumed here that the primary objective of the AVC is for flicker reduction 
and that the phasor diagram of Figure 2.9 and approximation (2.16) arc: valid. If a sudden 
change in reactive demand occurs, the corresponding change in voltage may be expressed 
AV1 - AV2 = r(Ip, - Ip2) -xIql + xIq2 = 0 (2.17) 
Assuming that before the change in load the AVC was successfully compensating 
for unity power factor, xIql = 0, we can express the previous equation as 
rAIp = -xIq2 (2.18) 
Equation (2.18), may be used to establish the value of reactive (capacitive) cur- 
rent that AVC should provide, in addition to the correction of the power factor, in order to 
compensate for the voltage flicker. Equation (2.18) may be rewritten as 
The negative sign implies that this current should be capacitive, which is consis- 
tent with the notation set forth above. Since the compensation for flicker is needed only in 
short term, we can use the same filter G(s), introduced in (2.9), and (2.5) to obtain the 
expression for the corresponding portion of the capacitor steps 
Incorporating (2.5), (2.1 1), and (2.20), the complete equation .for the FAC can be 
written as 
This type of control would, of course, require knowledge of the system imped- 
ance, which is in general is not a problem for any specific utility or sitc: where the AVC is 
to be installed. The measurement technique involved for determining current components 
is somewhat more complicated; however, it is realizable using current digital technology. 
In fact, current components Ip and Iq can be evaluated as projections of the actual phase 
current onto an orthogonal rotating q-d-coordinate system [29]. A phasor interpretation of 
such a rotating frame of reference with one of the axes synchronized and aligned with cor- 






Figure 2.10: Phasor diagram illustrating rotating q-d reference frame. 
4 
This approach alone would not prevent the possible error due to harmonics and 
phase deviation of the system voltage. An improved technique based on similar approach 
of rotating coordinates and Fourier series is described below. In particular, the first terms 
of the series are needed, since only the first harmonic is required for control purposes. If 
the periodic functionflt) (either V(t) or I(t)) is symmetric with respect \to the t-axis (ignor- 
ing dc terms), the first two terms of the Fourier series may be expresseld 
f(t) = a l c o s o l t  + bls ino l t  (2.22) 
I 
where, al and bl are the amplitudes of the orthogonal trigonometric components. 
These amplitudes, which are of prime interest, are evaluated as corresponding 
integrals over the period T as 
0 
Using (2.23), (2.24), and applying the moving average technique of integration, 
(2.12) and (2.13), expressions for the moving average filters (MAF) for cosine and sine 
components of voltage and current may be established as 
t  
2 
Vc = 5 V(~)COSW, tdt 
( I -  T )  
t  
2 
I, = T 5 i(t)cosOll tdt 
( t -  T )  
I 
2 
I = - 5 I(f)sino, tdt  T 
( t -  T )  
where, ol = o, fundamental frequency. 
Equations (2.25) - (2.28) represent magnitudes of the cosine and sine components 
of the voltage and current. It is possible to define a matrix transformation K onto the volt- 
age vector p-axis, and its quadrature q-axis, such that 
This transformation is similar to that defined in [29] except that p and q subscripts are 
used to distinguish the real and reactive components of current. The expression (2.29) rep- 
resents the phase-resolver, which is shown in Figure 2.11. 
Figure 2.1 1: Phase-resolver diagram. 
The angle $ is the power factor angle. The transformation angle P between the 
cosine and p-axis can be evaluated as 
The transformation matrix K is defined as 
Finally, the overall phase-resolver equation becomes 
pj = [-'inp cosp] [,I 
cosp sinp I, 
Combining equations (2.2 1 ), (2.25) - (2.28), (2.30) and (2.32) :yields the modified 
FAC algorithm. Implementation of (2.25) - (2.28) requires a synchronized signal for gen- 
erating cosines and sines; however, this signal is readily established u.sing phase-locked- 
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Figure 2.12: Functional diagram of FAC. 
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The MAFs can also be implemented on a half-cycle basis by reducing the size of moving 
window in the integration to a half period of the 60-Hz cycle. 
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3. UIE 1 IEC FLICKERMETER FOR NORTH AMERICA 
3.1 Introduction 
The International Union for Electroheat (UIE) and International Electrotechnical 
Commission (IEC) set forth the methodology for determining flicker from incandescent 
lamps in electrical networks caused by voltage disturbances of an arbitrary form. This 
work, presented in IEC publication 868 and its amendments, resulted in worldwide accep- 
tance of the measurement approach and its resulting application of the flickermeter and 
corresponding flicker-related curves. First used in European countries with 230-V cus- 
tomer supply voltage, the method now is under adoption in North America where 120-V is 
the rating standard. 
The flickermeter involves measuring of network voltage fluctuation and filtering 
it with respect to lamp-eye frequency characteristics, as well as to human brain reaction 
and sensitivity to the irritation. Consequential evaluation on a time-varying statistical 
basis can then be made. The flickermeter accepts the supply voltage or its running RMS 
value as an input, determines the effect of these fluctuations using standardized references 
to lamp, eye and brain responses of an average person-observer (producing the equivalent 
level of visual sensation and annoyance), and then statistically evaluates the flicker sever- 
ity over some period of time. Thus, one of the outputs of the flickenmeter monitors the 
instantaneous flicker sensation, and the other represents annoyance severity evaluated as a 
final judgment or criteria over a specified time. The flicker sensation given in units of per- 
ceptibility is proportional to the square of equivalent voltage change passed through the 
lamp-eye filter, since it is assumed that the fluctuating luminance is determined by the 
instantaneous power supplied to the lamp [17]. 
3.2 Demodulation 
As mentioned previously, the flickermeter accepts as an input the system voltage. 
The actual device, of course, would have the necessary input voltage isolation and scaling 
to ensure that the input voltage is within suitable range of the flickenneter. The voltage 
AV 
flicker, expressed as the percent of change in RMS - 100 %, is filtered or demodulated. v 
The method used in the UIE flickermeter [12 - 151 is based on square law demodulation of 
the input signal. With this method, the input voltage is squared by a multiplier and then 
suppressed by a sixth-order Butterworth filter with a band pass from 0.05 - 35 Hz, so that 
the dc offset and high-order harmonics associated with this method of demodulation will 
not be present in the output signal of this block. Only the frequencies of RMS fluctuation 
relevant to the flicker are passed to the next stage. Furthermore, this signal can be related 
to the average RMS voltage over a reasonably longer period (one minute is suggested), 
and the percentage of voltage fluctuation can be calculated by multiplying this ratio by 
100. A more detailed description of demodulation using this method can be found in [17]. 
A computationally more efficient method of recovering voltage flicker, however, is pro- 
posed below. The necessary demodulation can be implemented using the integrators with 
running limits introduced in (2.12) and (2.13). Setting sizes of the moving window to the 
period of one cycle and to one minute, respectively, the expression for ,the recovered volt- 
age flicker evaluated in percent can be written as 
v2(t)dt 1 min 
AV ( t  - 1 min) - - 100 96 
V r 
1 min 
( r  - 1 min) 
Implementation of (3.1) digitally would require only two integrators, whereas a 
sixth-order suppressing filter requires six integrators. This method of h,andling demodula- 
tion is far preferable not only for computational ease and accuracy, but also in terms of 
linearity of the band-pass characteristic, especially in low-frequency fluctuations which 
have a significant impact on flicker. 
3.3 Adoption of Weighting Filter for 120-V Incandescent Lamp 
It is well known that the light flicker caused by the same volta.ge fluctuation may 
differ depending upon the type of lamps used. In the case of incandescent lamps, it may be 
suspected that the lamp wattage, construction of filament, its mass, and thermal capacity 
will determine the flickering characteristic of the lamp. In the original UIE flickermeter, 
therefore, the weighting filter that represents the frequency characteristic of the lamp-eye 
chain was derived for the 230-V 60-W standardized filament lamp since it is the most 
commonly used type of lamp in Europe. The lamp-eye transfer function incorporates the 
relative luminance fluctuation of the lamp due to the voltage fluctuation, and eye fre- 
quency sensitivity to this luminance variation. For 230-V lamp, the lamp-eye transfer 
function in terms of Laplace variable s  can be expressed as 
The 230-V UIE filter transfer function H ( s )  is plotted and defined in [12] as a 
combined fourth-order transfer function. It was assumed in [IS] that the filter H ( s )  for 
any other incandescent lamp can be obtained by exchanging only the lamp filter L ( s )  
without human experiments, which seems to be reasonable since these lamp frequency 
characteristics are similar. However, since the H 2 3 0 ( ~ )  is given as a combined filter, the 
corresponding filter for 120-V 60-W lamp may be expressed 
The incandescent lamp transfer function, with a good approximation, can be rep- 
resented as a first-order low-pass filter of the form 
where, KL is a gain factor and TL is a time constant for a 10% step change in voltage. 
The standard lamp parameters found by measurement [IS] are given in Table 3.1. 
. Table 3.1: Standard lamp parameters 
Equation (3.3) results in a filter of higher order but can be apprcoximated using fit- 




combined lamp-eye transfer function is given as 
The corresponding filter coefficients are given in Table 3.2 and the transfer function is 
plotted in Figure. 3.1. 




3.4 Brain Model and Normalized Flickermeter Response 
After the fluctuation signal is weighted, or referred to 8.5-Hz sinusoidal voltage 
fluctuation, it proceeds to the Rashbass brain reaction model. In this block, the weighted 




order low-pass filter Hb(s) with gain factor Kb and time constant Tb = 0.3 sec to represent 
the build-up effect in the brain. 
Figure 3.1: UIE/IEC weighting filter curve for 120-V 60-W lamp. 
The transfer function may be expressed 
The design of the original 230-V flickermeter involved experiments with human 
subjects. There, parameters of the Rashbass model, as well as paramete:rs of the weighting 
filter, were selected so that the threshold of perceptibility was defined as the sensitivity 
borderline recognized by 50% of the subjects tested for each frequency. The derivation of 
the 120-V weighting filter parameters, however, were based on certain approximations 
based on similarity of lamp frequency characteristics. Thus, the output signal of this block 
represents the immediate flicker sensation in the units of perceptibility proportional to the 
square of the voltage fluctuation. 
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Figure 3.2: IEC - 868 for 120-V, normalized flickermeter responise curves. 
As may be expected, the resulting flicker sensation depends not only on the amplitude of 
the voltage change, but on its waveshape as well. In this regard, the flickermeter has been 
subjected to tests by sinusoidal and square wave voltage flicker. The tables defining the 
voltage fluctuation magnitude that produce the unit of perceptibility of the flicker sensa- 
tion are known as "IEC 868 for 120-V, Nomalizedflickemeter response for sinusoidal 
and rectangular voltagefluctuation", and are given in [20]. The two con:esponding curves 
are shown in Figure 3.2. 
3.5 Statistical Evaluation and P,, = 1 pu Curve 
A subjective feelings of annoyance occurs when light flicker imitates the human 
vision system over a certain time. In some cases, observable flicker may be very irregular 
with vast deviation of its peaks over long periods. Depending on the type of loads and 
their mutual work schedule, the flicker will vary in its level over a wide range of time. 
However, a unique method equally applicable to any fluctuating load was proposed by 
UIE, in which the flicker sensation is statistically evaluated over some representative 
observation period as a measure of its severity. In this regard, the observation period of 10 
minutes and 2 hours is recommended for the short- and long-term evaluation. 
The instantaneous flicker is discretized so that a particular flicker level is 
assigned to each of the evenly spaced moments in time. A sampling of the flicker signal at 
a fixed rate, usually more frequent then the fundamental frequency of' the source, would 
provide sufficient input data for statistical evaluation. In particular, accumulating the 
number of samples at each level of the flicker over the observation perjod should result in 
corresponding probability distribution function (PDF). Integrating flicker distribution 
over the flicker range would give a cumulative probability function (CPF) which repre- 
sents the flicker level that was exceeded during a certain percent of th~e time of observa- 
tion period. This method of classifying the flicker samples according to their value and 
counting the final number of such samples that are greater than or equal to a certain class 
level, is called the time-at-level classification, which defines the CPF. 
To establish the CPF on-line, the total number of classes and their levels must be 
pre-specified. For this case, the minimum number of such classes should not be less then 
64; however, the classification may be linear or non-linear depending upon the flicker 
expected. The example illustrating the CPF and classes for the on-line measurement with 
linear classification is shown in Figure 3.3. The CPF may or may not approach 100% 
depending upon the minimum flicker sensation observed. The shape of CPF will differ 
very widely depending upon the flicker variation in time. Therefore, a meaningful and 
objective method should be used to value each CPF and quantitatively evaluate the flicker 
severity. If the flicker PDF were a standard type of distribution, such ,as Gaussian or any 
other well-known distribution, the characteristic parameters such as expectation and stan- 
dard deviation could be used. However, since the flicker distribution is unknown, the mul- 
tipoint method for characterizing the CPF is used. 
Flicker level 





- ----- I - - - - - - - - - 
7 - - - - - - - - - -  
I 64 classes 




- - -  ------ I smallest I Percent of 
class LC-----------------+--I thetimeof 
--C 
0 50% q(%) observation 
period 
Figure 3.3: Example of the CPF with level classes. 
According to this method, the flicker severity over the short-term with known 
CPF can be expressed as 
where Pi is the flicker level exceeded during a particular percent of the time of 10 minutes 
of the observation period, ki is the corresponding weighting coefficient. The flicker level 
exceeded can be found from the CPF as 
Pi = C P F ( q , )  
where qi is a particular percent of the observation period. 
Originally only five points (n = 5 )  on CPF were used for evaluation of the short- 
term flicker severity according to (3 .7)  and (3 .8) .  That seemed to provide a reasonable 
accuracy and mutual correspondence between different measurements in a wide range of 
voltage fluctuation. The percentile levels qi and weighting coefficients; ki were chosen to 
represent high- and low-frequencies of fluctuation. The percentiles ;and corresponding 
coefficients are summarized in Table 3.3. 
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Table 3.3: Percentiles and weighting coefficients for the five-point method 
It was noted in [14] that in loads with repetitive onloff duty cycles, a small change 
in work schedule may cause a significant change in flicker level of one of the five percen- 
tile points which, in turn, impacts the, flicker severity Ps,. More stable and accurate results 
can be achieved by using smoothing values for the last four percentile points [14]. These 
can be defined as 
where the subscript s denotes smoothed values. The first point P1(O. I), however, can be 
used without change since the time constant in the brain model Tb is large enough so that 
it will not result in an abrupt change of the flicker level at this percentile. The smoothing 
technique increases the number of points used to characterize the CPF fiom five to fifteen 
evaluated at the percentiles shown in parenthesis in (3.9) - (3.12). Taking into consider- 
ation (3.9) - (3.12), the resulting percentile points and weighting coefficsients can be sum- 
marized as depicted in Table 3.4. 
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Table 3.4: Percentiles and weighting coefficients for the smoothed method 
Thus, (3.7) may be rewritten as 
where weighting coefficients ki and percentiles qi are defined in Table 13.4. 
The method of flicker severity evaluation proposed above results in a correspond- 
ing flicker curve or curve of equal severity obtained for sinusoidal and rectangular voltage 
fluctuation. These curves are known as "UIE - 120V - P,, = 1 pu borderline of irritation". 
Authors of [19] comparing all well-known flicker curves (recommended IEEE standards 
such as IEEE - 519, IEEE - 141, etc.) used in North America found that the P,, = 1 pu 
curves is an excellent compromise among all of them. Furthermore, the UIE flickermeter 
automatically covers all possible waveshapes of the voltage fluctuation which makes it 
universally applicable. The P,, = 1 pu borderline of irritation curve for rlectangular voltage 
fluctuation is plotted in Figure 3.4. 
The short-term flicker severity evaluated over 10 minutes acicording to (3.13) 
would provide representative information in cases where the disturban.ces are caused by 
cyclical loads such as welders and motors with duty cycles much shortel: then the observa- 
tion period. 
Freauencv of chanaes, in Hz. 
Figure 3.4: UIE - 120V - P,, = 1 pu borderline of irritation for rectangular voltage 
fluctuation. 
However, in some cases, when there are many flicker sources operating randomly with 
long and variable duty schedule, the flicker severity should be evalualted over a signifi- 
cantly longer period. For this purpose, a long-term flicker severity PI,, for which a two 
hour observation period, is recommended. The long-term flicker severity can be derived 
from consequentially measured short-term flicker severity P,, as 
where N denotes the number of short-term measurements in the corresponding long-term 
observation period. The cubic law is recommended for cases with relatively small chance 
of coincidence in load operations [15]. 
The overall diagram showing signal flow in the flickermeter based on information 
presented in this chapter is given in Figure 3.5. Each flickermeter for 120-V, or its digital 
implementation, should be subjected to tests for correspondence of its normalized 
response as well as equal-severity curves to the corresponding UIE /IEC standard curves, 
within a maximum 5% difference. For instance, at the frequency of 10--Hz, an increase in 
rectangular voltage fluctuation from 0.371% to 1.113% (three times) should result in a lin- 
ear increase in flicker severity P,, from 1.0f 5 % to 3.0f 5 %. Similarly, for the same fre- 
quency and waveshape, a three times increase in voltage fluctuatioil from 0.264% to 
0.792% should result in a quadratic increase in flicker sensation Pf, from 1.0f5 % to 
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Figure 3.5: Signal flow diagram for the UIE 1 IEC flickerrr~eter. 

4. COMPUTER IMPLEMENTATION 
4.1 General Considerations. 
The primary objective of the computer studies described in the next chapter is to 
determine the effectiveness of the AVC, with its different control strategies, to reduce the 
flicker in the power system shown in Figure 1.1. For computational convenience, the com- 
puter model is divided into two parts. The first part includes the three-phase power sys- 
tem, the AVC and its controls, and three resistance welders. The second part is the UIE 
120-V flickermeter, which measures the flicker severity at the PCC, vvhere the commer- 
cial customer is connected. 
The typical duty period of the welder represents a relatively short (4-cycle) but 
severe change in the power demand. The RMS voltage dip and the lrollowing transient 
caused by this change is expected to be within a similar range. The performance of the 
AVC during this period may also be effected by transient and high-frequency oscillations. 
The implementation of a computer model which accurately portrays these transients 
requires a relatively small (1.0* to 1.0* sec) integration step size. For purposes of 
comparison, the power system with AVC was simulated using two commercially avail- 
able platforms, namely MatlabISimulink, and Advanced Continuou:~ Simulation Lan- 
guage (ACSL) which is a Fortran-based compiled language. The AC;SL simulation was 
found to be much faster then the Matlab, even when the Simulink moclel was accelerated 
using Matlab's "mexsol" facility. Therefore, ACSL was chosen as the computer program 
for the power system simulation. 
On the other hand, the flickermeter includes low-frequency filters and involves 
statistical evaluation over relatively long period of time. Although it is possible to imple- 
ment the flickermeter model using the same computer language as the power system 
model, the large time constants associated with the flickermeter cou~ded with the small 
time steps associated with the power system transients would give rise to prohibitive run 
times. Consequently, the approach taken was to calculate and store the power system tran- 
sients for a finite set of welding events and to use these events as inputs to a flickermeter 
model. Implementation of the flickermeter permits a relatively large integration step-size 
(5.0*10-~ to 1.0*10-~ sec) due to large time constants. Thus, the flick,ermeter simulation 
may even outrun the real time. The computer program used to implement the flickermeter 
should include tools for statistical analysis. Therefore, Matlab was selected for the flicker- 
meter part of the simulation. 
Each part of the overall simulation can be viewed as a subsystem with corre- 
sponding inputs and outputs. The transient model is used to establish the electrical 
response which is stored in a file the and then post-processed by the flickermeter simula- 
tion. Taking advantage of the fact that welder operation produces cyclic voltage flicker 
with relatively large periods between sequential welds, it is convenient to view the RMS 
voltage dip as a discrete event which is an output of the transient model. Such events can 
then be passed to the flickermeter simulation, where they can be normalized in order to 
obtain voltage fluctuation expressed in percent, and processed further according to the 
UIE flickermeter methodology resulting in statistical evaluation of flicker severity. The 
diagram illustrating the overall simulation evaluation process is shown in Figure 4.1. 
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4.2 Implementation of Power System Transient Model 
The Automated State Model Generation Algorithm (ASMGPL) set forth in [22] 
was used to implement the transient model in ACSL. The ASMGA prclvides the ability to 
automatically formulate equations describing a composite system in the form of a state 
space model. ASMGA assumes that a complex power system can alw.ays be viewed as a 
circuit, or a graph, consisting of connecting nodes-vertices and branches-edges. Each such 
branch may contain a resistor, inductor, capacitor, back emf, current source and/or switch. 
Thus, the system is defined by the user in terms of its topology and cor~esponding branch 
data. This information used by ASMGA to automatically derive the state equations. The 
resulting state space model (linear or non-linear, time-varying or time-invariant) has its 
standard form 
px=Ax+Bu (4.1) 
y = C x + D u  (4.2) 
The model (4.1), (4.2) then can be simulated using any appropriate integration algorithm 
according to the technique set forth in [22]. An important advantage of this systematic 
approach is that once the state space model is established, a variety of useful techniques 
such as eigenvalue based analysis, linearization, stability theory, state space averaging, 
multi-rate integration, etc. become applicable to the system simulation, study and analy- 
sis. Therefore, ASMGA can be successfully applied to a wide variety of different prob- 
lems [22], [32]. 
In order to gain familiarity with ASMGA, it is instructive to review some of its 
fundamentals. In particular, for a vast variety of power systems for which the state space 
model can be derived in its standard form (4.1) and (4.2), a branch can be represented as 
some variation of the general branch model shown in Figure 4.2. 
Switch 
'i 
Figure 4.2: Branch model. 
Depending on the setting of the switch, each branch may be active or inactive 
thereby changing the topology of the system. Logical control of the switch based on 
branch voltage, current and time can be used to represent diode, thyristor or any other type 
of controllable commutator. This approach is convenient for modeling of switching net- 
works where system topology is a function of system states and time. Thus, any system 
can be defined in the form of a list of branches, where each branch is slpecified by a state- 
ment containing its topological properties as well as its parameters. For example, in ACSL 
the branch statement has the following form 
BRANCH (b#, p#, n#, r, L, pL, P, e, J) 
where: b# is the branch number in the list; p# and n# are the numbers of the positive and 
negative nodes, respectively. Branch emf and current source are represented as e and J. 
Parameters r, L, pL and P are the resistance, inductance, rate of change of inductance and 
1 
reciprocal of the branch capacitance Pi = - . The operators p denotes differentiation 
Ci 
with respect to time. Thus, any variation of the branch can be defined by setting appropri- 
ate branch parameters to zero. Moreover, similar definition statements can be made to rep- 
resent circuit elements such as diodes, thyristors etc., or even mutual inductances between 
magnetically coupled branches, if required. In any event, the first three numbers in the 
definition statement fix the complete topological structure of the systenn (i.e. the topologi- 
cal layout including all branches). 
The overall ACSL simulation was represented in the form of functionally con- 
nected blocks - macros [30] with ACSL's graphical user interface, or "Graphic Modeller" 
(GM). The translator expands macros and generates the code for further compilation. 
Thus, the ASMGA was used inside macro acsys . g s l  to implement the ac part of the 
power system. The topological diagram of the system (depicted in Figure l.l), imple- 
mented in ASMGA is shown in Figure 4.3. Each welder is represented as a corresponding 
branch and modeled as a switched inductor as depicted in Figure 4.4. 
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Figure 4.3: Topological diagram of the ac system for ASMGA implementation. 
Line 
Line 
Figure 4.4: Per-phase welder representation. 
In this representation, the welder is allowed to switch on and off for any number of half- 
cycles with any desired delay in the firing angle of the thyristors, so that the effect of har- 
monics may also be included. 
An example of the GM interface of the 4-bit AVC with the RCP control is shown 
in Figure 4.5. A fragment of the file in which the power system is defined in terms of 
branch statements in given in Figure 4.6. The look-up table T(N) introduced in (2.2) was 
also implemented as a macro control . mac and used inside of the control block in GM. 
Figure 4.5: GM user interface of the 4-bit AVC computer model. 
Figure 4.6: Fragment of the file showing branch statements. 
The other control functions of RPC and FAC were built in CiM from standard 
blocks available in the GM library. The RMS meters (2.12) were also rnodeled in GM as 
depicted in Figure 4.7. 
4.3 Flickermeter Implementation. 
As noted previously, when the load duty cycle is much shorter then its rest inter- 
val, it is computationally more efficient to run the transient simulation only to capture the 
short-term transient. Thus, for the 4-cycle weld, it was considered sufficient to run the 
ACSL simulation for only 0.3 sec for each event and to store the RMS value of the volt- 
ages. 
Figure 4.7: GM user interface of RMS meter. 
The RMS dip caused by the weld, therefore, represents the corrc:sponding event in 
time. The model simulation can be run many times so that events corresponding to differ- 
ent welding conditions may be recorded. Each RMS event is normalized so that it is 
expressed in percent of change with respect to the RMS value before and after the weld. 
The collection of such normalized events for all allowable welding operations thus can 
form an event library. Once the library is formed and stored, these events can be superim- 
posed in the time domain in any desired way without ever again running; the transient sim- 
ulation. Thus, for a given welder operation schedule, the RMS time hlstory may be 
restored by combining the appropriate events from the library and superimposing them in 
time according to the schedule. This concept is depicted in Figure 4.8. 
In the ACSL simulation, the RMS value of the voltages were sampled each 0.002 sec and 
written into the Raw Run Record (RRR) file. After each simulation run, this data file was 
transferred into Matlab, where all events were normalized and stored forming the event 
library. The two user inputs shown in Figure 4.8 permit two differ~znt types of event 
schedules. In the first case, the events could be scheduled by specifyin,g the characteristic 
of each weld and its starting time according to the operating specificaition of the produc- 
tion line. Using this input, welding events may be scheduled in any desired sequence 
(even at random) covering the 10-minute observation period. The second input assumes 
cyclical welding, in which case the type of weld, its length in half-cycles, and the repeti- 
tion rate are the two parameters to be specified. 
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Figure 4.8: Voltage fluctuation time history restoration (in Matlab). 
In the restoration block, the event schedule is expanded into a vector with two 
columns; one for time and the other for the restored time history of the voltage flicker. The 
length of this vector is equal to the observation period with evenly spaced time intervals. 
For welding with long rest intervals, this vector will be sparse. Once the voltage flicker 
vector is formed, it can be passed directly to the weighting filter (3.5) following the signal 
flow diagram shown in Figure 3.5. The time interval of 0.002 sec would correspond to a 
500-Hz sampling rate of the flicker sensation signal as an output from the Hb(s) filter 
(3.6). Thus, in order to reduce the number of points taken for statistical evaluation without 
sacrificing accuracy, it was considered sufficient to use only each third point (sampling 
frequency of 167 Hz) of the output signal from (3.6). The vector of the sampled flicker 
sensation would contain a maximum of 100, 000 points for the observation period of 10 
minutes. The vector of this size in Matlab can be processed explicitlly using percentile 
function [33] so that for the time-at-level classification, there may be as many level- 
classes as there are points. The resulting CPF can be evaluated at each1 of the fifteen per- 
centile points specified in Table 3.4, and the flicker severity P,, is then computed accord- 
ing to (3.13). 
5. COMPUTER STUDIES 
5.1 Results 
The power system depicted in Figure 1.1 was simulated for study purposes in 
accordance with the topological configuration shown in Figures 4.3 and 4.4. The parame- 
ters used in the computer studies described herein are given in Table 5.1 and are based 
upon data provided by Cinergy. All parameters were converted to pe:r unit with a base 
power Pb = 3 M V A .  The impedance data given in Table 5.1 are in accordance with the 
branch numbering specified in Figure 4.3. 
Table 5.1: System parameters 
Element description 
I 
Phase B, voltage source I I 1 I 480-V line-to-line ( 
Phase A, voltage source 






I Phase C, source impedance 1 3 1 0.0108 + j0.0306 1 0.360 + j1.020 1 
Value in pu for 
Pb = 3 M V A  
Phase A, source impedance 
Phase B, source impedance 
I Phase A, transformer impedance 1 4 1 0.0060 + jO. 1083 1 0.200 + j3.6 10 I 
Original data 
(impedances are 
in pu with Pb = 
100 M V A )  
1 




1 Phase C, transformer impedance 1 6 1 0.0060 + j0.1083 1 0.200 + j3.610 I 
1 Phase A, load impedance 77 1 5.6940 + jl.7794 1 160 Kw I 50 Kvar I 
0.0108 + j0.0306 
0.0108 + j0.0306 
1 Phase B, load impedance 1 8 1 3.7572 + j0.5780 1 260 Kw I 4 0  Kvar I 
0.360 + j1.020 
Phase C, load impedance 9 4.759 1 + j1.0708 
AVC, first bit 
1 AVC, third bit 1 12, 16, 20 1 -15.3419 ( 187.2 Kvar 1 
AVC, second bit 
10, 14, 18 
11, 15, 19 
AVC, fourth bit 
Welder, connected to A-B 
The computer studies are based upon a 4-cycle weld, where all three welders are 
fired concurrently with a negligible delay in firing angle. A repetition rate of 1 sec is 
assumed for the purpose of study which is of the same order of magnitude as the actual 
duty schedule of the welders installed at the given plant. Two control strategies, namely 
RPC and FAC, were considered with both the 3-bit AVC and the 4-bit modified version. 
The flicker severity P,, was evaluated at the PCC as well as at the welder location. 
The results of the studies are summarized in Tables 5.2 through 5.6. The corre- 
sponding examples of time-domain responses and CPFs are given in Figures 5.1 through 
5.28. For convenience, the computer traces are provided at the end of' this chapter. The 
flicker severity in Table 5.2 was calculated assuming that the AVC is not activated. In 
Tables 5.3 and 5.5, it was assumed that the AVC is operating using the RPC control based 
on phase current sampling as described Chapter 2. In Tables 5.4 and 5.6, the AVC was 
assumed to be operating with FAC. The FAC was simulated according to the diagram 
depicted in Figure 2.12. 
According to the results in Table 5.2 and 5.3, the 3-bit AVC using RPC strategy 
reduces the flicker severity at the PCC as well as at the load end. However, based on the 
flicker severity results shown in Tables 5.4 though 5.6, it appears that the 4-bit AVC, with 
-j2 1.3675 
-j10.6838 
Welder, connected to B-C 
Welder, connected to C-A 
I 
46.8 Kvar 1 








2.9046 + j4.3816 
3.3643 + j4.0975 
330 Kw 1490 Kvar 
either RPC or FAC, does not provide a si'gnificant improvement when compared to the 
original 3-bit AVC, nor does the FAC when used in the 3-bit AVC instead of the RPC. A 
detailed explanation of these results is given in the next section. 
Table 5.2: Flicker severity without AVC. 
Flicker Phase A, Phase B, Phase C, Phase A, 
severity at PCC at PCC at PCC load end 
Table 5.3: Flicker severity with 3-bit AVC with RPC control. 
Table 5.4: Flicker severity with 3-bit AVC with FAC. 
Flicker 
severity 
P,, in pu 










































Table 5.6: Flicker severity with 4-bit AVC with FAC. 
Flicker Phase A, Phase B, Phase C, Phase A, Phase B, Phase C, 1 severity 1 at PCC 1 at PCC 1 at PCC 1 load end 1 load end ( load end 1 
5.2 Analysis of Results 
In the computer studies involving the 3-bit AVC, all capacitor:; are activated dur- 
ing the weld in the RPC and FAC strategies. I in both the 3- and 4-bit versions with the 
RPC strategy, none of the capacitors are turned on in phase B before and after the weld, as 
shown in Figures 5.6 and 5.20, due to the fact that the load reactive demand in this phase 
is on the borderline of the lowest threshold. In the 4-bit version, the RPC control activates 
bits 2, 3 and 4, leaving the first bit off (Figure 5.19 through 5.21), whereas the FAC (Fig- 
ure 5.24 through 5.26) activates all available capacitors. 
It is important to note that in the 3-bit version of the AVC, the amount of reactive 
power that can be supplied to the system with all capacitors turned cln (327.6 Kvar per 
phase), is somewhat less then the load VAR demand during the welding operation. In the 
4-bit version, the total installed VARs (514.8 Kvar per phase), within the resolution of the 
control, is just enough to compensate for the reactive demand of the wlelders and the base 
load. Over-compensated operation during welding is not possible due to this sizing limita- 
tion. Since the total capacity of the AVC is just enough to compensate the load and given 
the system impedance is primary reactive (r/x = 0.12), there is no advantage in this system 
to take into account the RMS drop due to both active and reactive currents. Furthermore, 
since the welders are fired with almost no delay in firing angle, the total load current has 
no significant distortion. Consequently, for the given system, the simple RPC control pro- 
vides a reasonable measure of the load VARs. 
The traces obtained from computer simulation of the 3-bit AV(3 with RPC control 
are in good agreement with the measured responses as established1 by Cinergy. The 
recorded and simulated events are compared Figure 5.10. This agreement provides confi- 
dence in the given computer studies. 
An important aspect of the given system is that the welding event is very brief - 
only 4 electrical cycles per weld. In order to better understand the results of the previous 
computer studies, it is useful to break up the event (Figure 5. lo), as measured by the RMS 
voltage dip, into three consecutive stages: 
1. When the welder is first turned on, the voltage decreases for approximately one 
cycle before the AVC control has the opportunity to become effective. After the correct 
capacitor combination is set, the RMS value of the phase voltage recovers within the next 
cycle to a steady level. 
2. From this point, the RMS voltage is relatively flat until the end of the weld. 
Ideally, if the AVC capacity is sufficient, the level of this flat section is close to the origi- 
nal value of the RMS voltage before the weld. 
3. After the welder is turned off, the activated AVC capacitors remain on until the 
next capacitor current zero-crossing which occurs when voltage is at its negative peak. 
This results in a worst case of one cycle over-compensation. This, in turn, causes an over- 
shoot in the RMS voltage which exceeds the prior-weld level. After the capacitors are 
reset to their pre-weld combination, the RMS voltage recovers within tlne next cycle. 
As a result of these three stages, and due to the fact that RMS voltage is measured 
on a cycle basis, the total event length from beginning to end is approximately six full 
cycles for a four cycle weld. It also appears that since the length of each stage of the weld- 
ing event is of the same order of magnitude, they all can have a significant impact upon 
the observable flicker. In the studies presented here, however, it is iml3ortant to note that 
the AVC response delay of one cycle and weld length of four cycles are very comparable 
in the time scale, and as a result the time length of each stage is approxjmately two cycles. 
Consequently, the first and the last stage of each weld have a significant impact on flicker 
severity assuming that full compensation is achieved in the second stage. In the case of the 
4-bit AVC, where full compensation in the second stage of the welding event is achieved 
within device resolution, the first and the last stages are, indeed, the most important in 
determining the flicker level. In the first stage, the magnitude of the RMS dip is deter- 
mined by the welder power demand, and the level of the RMS increase in the third stage 
due to over-compensation depends on the number of capacitance steps activated during 
the weld. Consequently, if full compensation is achieved in the second stage, thereby 
reducing its impact on flicker, the corresponding over-compensation in the last stage adds 
distortion. This explains why adding a fourth capacitor bit does not result in any tangible 
improvement in flicker severity. The simulation results of the short-term flicker severity 
P,, for 3-bit AVC given in Tables 5.3 and 5.4 and for the 4-bit version in Tables 5.5 and 
5.6 seem to agree with this consideration. It appears that, regardless of control strategy, 
the AVC with its 1-cycle delay in response, is limited in its effectiveness in reducing 
flicker due to cyclically varying load with very short duty intervals. In a cyclic load with a 
duty interval of one electrical cycle, the AVC may even make flicker wsorse, mostly due to 
the overshoot in the RMS voltage in the third event stage. It also appears that the installa- 
tion of an additional 187.2 Kvar capacitor bank may not reduce the flicker significantly 
when compared to the original 3-bit version of the AVC. The same conclusion, however, 
may not apply if the welding intervals are longer. 
If the duty interval of the load is sufficiently longer than the one-cycle response 
delay of the AVC, and if the system r/x ratio is somewhat higher than 0.12 (in some cases, 
the equivalent of this ratio may be higher due to the power-factor correction capacitors 
installed), and the total installed capacitance of the AVC allows over--compensation, the 
advantage of the FAC would become more noticeable. In the studies involving the 4-bit 
AVC, the differences between the two controls resulted in one more capacitance step acti- 
vated in the case of the FAC. If the load current is heavily distorted as in non-sinusoidal 
loads such as resistance welders operating with large delay in firing angle, arc furnaces, or 
rectifier loads, significant errors may exist if the sampled current is used to measure the 
load VARs. In fact, the AVC with RPC may even increase flicker in such loads. On the 
other hand, the measurement technique associated with FAC would provide an accurate 
measurement even in the presence of heavy distortion. 
Figure 5.1: Welder currents; (a) current of the welder connected to A-B, 
(b) current of the welder connected to B-C, (c) current of the 
welder connected to C-A. 
Figure 5.2: RMS voltages at the PCC with AVC disabled; (a) phase A, 
(b) phase B, (c) phase C. 
Figure 5.3: RMS voltages at the load end with AVC disabled; (a) phase A, 
(b) phase B, (c) phase C. 
Figure 5.4: Total load currents with AVC disabled; (a) phase C, (b) phase B, 
(c) Phase A. 
Figure 5.5: System response using 3-bit AVC with RPC control. 
Capacitor currents in phase A; (a) Bit 3 current, (b) Bit 2 current, 
(c) Bit 1 current. 
Figure 5.6: System response using 3-bit AVC with RPC control. 
Capacitor currents in phase B; (a) Bit 3 current, @) Bit 2 current, 
(c) Bit 1 current. 
Figure 5.7: System response using 3-bit AVC with RPC control. 
Capacitor currents in phase C; (a) Bit 3 current, 
(b) Bit 2 current, (c) Bit 1 current. 
Figure 5.8: RMS voltages at the PCC using 3-bit AVC with RPC control; 
(a) phase A, (b) phase B, (c) phase C. 
Figure 5.9: RMS voltages at the load end using 3-bit AVC with RPC control; 
(a) phase A, (b) phase B, (c) phase C. 
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Figure 5.10: RMS voltages at the load end using 3-bit AVC with RPC control. 
Com arison of measured and simulated fluctuation of RMS voltages; 
(a) p%ase A, (b) phase B, (c) phase C. 
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Figure 5.1 1: Examples of flickermeter studies. System with 3-bit AVC using RPC. 
Phase A at the load end; (a) CPF, (b) fragment of instantaneous flicker 
sensation, (c) fragment of voltage fluctuation. 
Time in sec. 
(c) 
Figure 5.12: Examples of flickermeter studies. System with 3-bit AVC using RPC. 
Phase A at the PCC; (a) CPF, (b) fragment of instantaneous flicker 
sensation, (c) fragment of voltage fluctuation. 
Figure 5.13: Source currents using 3-bit AVC with RPC control.; (a) phase A, 
(b) phase B, (c) phase C. 
Figure 5.14: Capacitor currents in phase A using 3-bit AVC with FAC; 
(a) Bit 3 current, (b) Bit 2 current, (c) Bit 1 current. 
Figure 5.15: Capacitor currents in phase B using 3-bit AVC with FAC; 
(a) Bit 3 current, (b) Bit 2 current, (c) Bit 1 current. 
Figure 5.16: Capacitor currents in phase C using 3-bit AVC with FAC; 
(a) Bit 3 current, (b) Bit 2 current, (c) Bit 1 current. 
Figure 5.17: RMS voltages at the load end using 3-bit AVC with FAC; 
(a) phase A, (b) phase B, (c) phase C. 
Figure 5.18: RMS voltages at the PCC using 3-bit AVC with FAC; 
(a) phase A, (b) phase B, (c) phase C .  
Figure 5.19: Capacitor currents in phase A using 4-bit AVC with RPC control; 
(a) Bit 4 current, (b) Bit 3 current, (c) Bit 2 current, 
(d) Bit 1 current. 
Figure 5.20: Capacitor currents in phase B using 4-bit AVC wit:h RPC control; 
(a) Bit 4 current, (b) Bit 3 current, (c) Bit 2 current, 
(d) Bit 1 current. 
Figure 5.21: Capacitor currents in phase C using 4-bit AVC with RPC control; 
(a) Bit 4 current, (b) Bit 3 current, (c) Bit 2 current., 
(d) Bit 1 current. 
Figure 5.22: RMS voltages at the load end using 4-bit AVC with RPC control; 
(a) phase A, (b) phase B, (c) phase C. 
Figure 5.23: RMS voltages at the PCC using 4-bit AVC with RPC control; 
(a) phase A, (b) phase B, (c) phase C. 
Figure 5.24: Ca acitor currents in phase A using 4-bit AVC with FAC; 
(a) Lit 4 current, (b) Bit 3 current, (c) Bit 2 current, 
(d) Bit 1 current. 
Figure 5.25: Capacitor currents in phase B using 4-bit AVC with FAC; 
(a) Bit 4 current, (b) Bit 3 current, (c) Bit 2 current., 
(d) Bit 1 current. 
Figure 5.26: Capacitor currents in phase C using 4-bit AVC with FAC; 
(a) Bit 4 current, (b) Bit 3 current, (c) Bit 2 current, 
(d) Bit 1 current. 
Figure 5.27: RMS voltages at the load end using 4-bit AVC with FAC; 
(a) phase A, (b) phase B, (c) phase C. 
Figure 5.28: RMS voltages at the PCC using 4-bit AVC with FAC; 
(a) phase A, (b) phase B, (c) phase C. 
6. CONCLUSION 
A detailed computer model of a three-phase power network which includes induc- 
tive loads, arc welders and an AVC has been developed for computer-based analysis of a 
flicker problem. Computer studies have been conducted to determine the effectiveness of 
the AVC on the reduction of observable flicker at neighboring loads. Different control 
strategies involving the AVC have been discussed and compared with respect to flicker 
reduction. An innovative Flicker Adaptive Control (FAC) strategy i:s proposed for the 
AVC. The control algorithm requires knowledge of the system line impedance; however, 
it can be used for both power factor correction and flicker reduction, which is an advan- 
tage over previous control methods. The flicker reduction is achieved b:y compensation for 
the RMS voltage drop due not only to a reactive, but also to an active component of the 
load current. The measurement technique used in the FAC is accurate even in the presence 
of heavy system distortion, which may be a desirable feature in electr.ical networks with 
rectified loads. The AVC has a potential limitation in its ability to reduce flicker caused by 
very brief disturbances such as 4-cycle welds. This limitation becomes noticeable when 
the duty interval of the load disturbance is of the same time scale as the AVC's natural 
response delay which is approximately one electrical cycle. 
For determining of the flicker severity, the UIE / IEC flickermeter technique 
adopted for 120-V incandescent lamp was used. This method allows measurement of both 
instantaneous flicker level and flicker severity in a precise and unique way, superior to 
existing flicker-related curves and standards. Therefore, the UIE / IEG flickermeter was 
found to be worthwhile for further development and wider adoption in establishing flicker 
standards in North America. 
The separation of the overall system into a transient model and a flickermeter 
with its library of events provides a computationally efficient and flexible method for 
modeling of power systems for flicker study and prediction. The siinulation technique 
developed in this thesis, therefore, can be useful for a computer-based analysis of power 
systems with flicker-related problems caused by other loads or to evaluate the effective- 
ness of alternative flicker-reduction strategies. 
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